Wearing Flip-Flops: Verification Talks (Podcast Launch)

Why a podcast? Because verification deserves a mic.

Verification engineers are the unsung heroes of modern chip design—chasing down chaos, fighting off crashes, and trying to squeeze more debug cycles into every overnight run. But outside of work? There’s surprisingly little space to talk shop, swap war stories, or laugh at the absurdity of simulation logs.

That’s why we created Wearing Flip-Flops: Verification Talks. It’s a podcast for people who’ve stared down a failing testbench at 2am and lived to tell the tale.

In this podcast, we’ll cover:

  • The state of simulation (and why it’s still too slow)
  • Debug horror stories (and what we learned)
  • Modern verification workflows (and where they’re still broken)
  • Shifting left, getting to tapeout faster, and why performance matters

Guest interviews with engineers, tool builders, and industry insiders

It’s raw, real, and made by people who’ve been in the trenches. No sales pitches. Just conversations that hit where it hurts—and help move things forward.

🎧 First episode drops soon. Until then, grab some waffle fries and watch this space.

See More Articles

Why Verification Bottlenecks Still Hurt and How to Break Them
Chip verification has long been the slowest gear in the silicon lifecycle. Hiveware’s clean-sheet rethink
How Underutilized Machines Are Costing Your Team More Than You Think
How simulation speed, compile time, and iteration cycles affect real project timelines.